## Notice of References Cited

Application/Control No. 09/837,882	Applicant(s)/Patent Under Reexamination PHAM, CHRISTOPHER H.		
Examiner	Art Unit		
Mai T. Tran	2121	Page 1 of 1	

## U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	А	US-6,771,623	08-2004	Ton, Bobby That Dao	370/331
	В	US-4,918,618	04-1990	Tomlinson, Jr., Max S.	706/25
	С	US-3,777,129	12-1973	Mehta, Madhukumar A.	716/4
	D	US-6,009,418	12-1999	Cooper, David L.	706/15
	Е	US-5,875,347	02-1999	Watanabe et al.	712/1
	F	US-5,680,470	10-1997	Moussa et al.	382/119
	G	US-5,467,427	11-1995	Kothari et al.	706/25
	Н	US-			
	ı	US-	_		
	J	US-			
	к	US-			
	L	US-			
	М	US-			

## **FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	0					-
	Р					
	Q					
	R					
	S			-		
	Т					***

## **NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	□□Artificial Neural Network Based Multiple Fault Diagnosis In Digital Circuits by A. A. Al-Jumah and T. Arslan, Circuits and Systems, 1998, Proceedings of the 1998 IEEE, Vol. 2, 31 May 3 June 1998, pages: 304-307, vol. 2.
	٧	Specifications and FPGA Implementation of a systol Hopfield-type associative memory by I. Z. Mihu, R. Brad, and M. Breazu, □□Neural Networks, 2001. Proceedings 01, pages 228-233, Vol. 1
	w	Fault Diagnosis of Analog Circuits with Tolerances Using Artificial Neural Networks by Ying Deng, yigang He, and Yichuang Sun
	х	Fault Tolerance of Feedforward Artificial Neural Networks - A Framework of Study by Pravin Chandra, IEEE 2003

A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.